Number of the records: 1  

Automatic Analog IC Sizing and Optimization Constrained with PVT Corners and Layout Effects

  1. Title statementAutomatic Analog IC Sizing and Optimization Constrained with PVT Corners and Layout Effects [electronic resource] / by Nuno Lourenço, Ricardo Martins, Nuno Horta.
    PublicationCham : Springer International Publishing : Imprint: Springer, 2017.
    Phys.des.XXVII, 182 p. 112 illus., 90 illus. in color. online resource.
    ISBN9783319420370
    ContentsIntroduction -- Previous Works on Automatic Analog IC Sizing -- AIDA-C Architecture -- Multi-Objective Optimization Kernel -- AIDA-C Circuit Sizing Results -- Layout-Aware Circuit Sizing -- AIDA-C Layout-aware Circuit Sizing Results -- Conclusions.
    Notes to AvailabilityPřístup pouze pro oprávněné uživatele
    Another responsib. Martins, Ricardo.
    Horta, Nuno.
    Another responsib. SpringerLink (Online service)
    Subj. Headings Engineering. * Microprocessors. * Electronics. * Microelectronics. * Electronic circuits.
    Form, Genre elektronické knihy electronic books
    CountryNěmecko
    Languageangličtina
    Document kindElectronic books
    URLPlný text pro studenty a zaměstnance UPOL
    book

    book


    This book introduces readers to a variety of tools for automatic analog integrated circuit (IC) sizing and optimization. The authors provide a historical perspective on the early methods proposed to tackle automatic analog circuit sizing, with emphasis on the methodologies to size and optimize the circuit, and on the methodologies to estimate the circuit’s performance. The discussion also includes robust circuit design and optimization and the most recent advances in layout-aware analog sizing approaches. The authors describe a methodology for an automatic flow for analog IC design, including details of the inputs and interfaces, multi-objective optimization techniques, and the enhancements made in the base implementation by using machine leaning techniques. The Gradient model is discussed in detail, along with the methods to include layout effects in the circuit sizing. The concepts and algorithms of all the modules are thoroughly described, enabling readers to reproduce the methodologies, improve the quality of their designs, or use them as starting point for a new tool. An extensive set of application examples is included to demonstrate the capabilities and features of the methodologies described.

    Introduction -- Previous Works on Automatic Analog IC Sizing -- AIDA-C Architecture -- Multi-Objective Optimization Kernel -- AIDA-C Circuit Sizing Results -- Layout-Aware Circuit Sizing -- AIDA-C Layout-aware Circuit Sizing Results -- Conclusions.

Number of the records: 1  

  This site uses cookies to make them easier to browse. Learn more about how we use cookies.